Digital background calibration of ultra-high-speed time-interleaved of
In this paper the time-interleaved architecture is not limited to number of sDACs and we present a digital background calibration technique for STE in ultra-high speed 4-level pulse amplitude