Analysis and design of a DC to 18 GHz 6-bit attenuator with
In this paper the design of a digital step attenuator with simultaneous low phase and gain error characteristics is investigated. First, the loading effect of the consecutive blocks of an N-bit