Design and test rules for CMOS circuits to facilitate IDDQ testing of
All possible bridging faults (BFs) between any two circuit nodes are considered, where a circuit node may be the drain, source, or gate terminal of a transistor. Several examples are given to show that